PL EN


Preferences help
enabled [disable] Abstract
Number of results
2013 | 123 | 6 | 1020-1023
Article title

Analysis of Signals Pre-processing Algorithm in Case οf Hardware and Software Implementation οn Diagnostic Programmable Device PUD-2

Content
Title variants
Languages of publication
EN
Abstracts
EN
In the paper, two-stage signal pre-processing algorithm based on the filtration is presented. The developed algorithm is dedicated for the diagnostic programmable device PUD-2. The PUD-2 is the real-time analyzer based on programmable logic devices FPGA, as well as on ARM processor. Application of FPGA programmable devices and ARM processors allows to merge advantages of hardware and software implementations. Further, analysis of digital filters parameters in case of its efficient realization on the FPGA is presented. The aim of the study is to select digital-filter parameters in such way that the available resources of FPGA are used efficiently and filter characteristics meet established criteria. In the study, low pass finite impulse response and infinite impulse response filters are compared. For the first stage of the signal pre-processing algorithm, hardware implementation of the infinite impulse response filter is proposed, contrary to the second stage, where software realization of the finite impulse response filter is suggested. Combination of hardware and software filtration algorithms allows for fast and efficient realization of signal pre-processing algorithm used in analysis carried out on the PUD-2.
Keywords
EN
Contributors
author
  • AGH - University of Science and Technology, Faculty of Mechanical Engineering and Robotics Department of Mechanics and Vibroacoustics, al. A. Mickiewicza 30, 30-059 Krakow, Poland
author
  • AGH - University of Science and Technology, Faculty of Mechanical Engineering and Robotics Department of Mechanics and Vibroacoustics, al. A. Mickiewicza 30, 30-059 Krakow, Poland
References
  • [1] R. Kvedaras, V. Kvedaras, T. Ustinavicius, Acta Phys. Pol. A 119, 521 (2011)
  • [2] K. Skahill, Projecting of Programmable Logic Devices, Wydawnictwo Naukowo Techniczne, II ed., Warszawa 2004, (in Polish)
  • [3] D. Dąbrowski, W. Cioch, Acta Physica Polonica A 119, 946 (2011)
  • [4] B. Akbarpour, S. Tahar, Lecture Notes in Computer Science 3312, 37 (2004)
  • [5] J. Adamczyk, D. Dabrowski, E. Jamro, W. Cioch, in: XXXVIII Polish Symposium on Machinery Diagnostics, Wisła 2011, Politechnika Śąska, Katowice 2011, p. 38
  • [6] D. Dąbrowski, in: XV Scientific Conference on Vibroacoustics WibroTech2010, Sękocin Stary 2010, Politechnika Warszawska, Warszawa 2010, p. 87
  • [7] D. Dąbrowski, W. Cioch, in: XVIII Conference on Acoustic and Biomedical Engineering, Kraków-Zakopane 2011, Polskie Towarzystwo Akustyczne Kraków, Kraków 2011, p. 81
  • [8] D. Dąbrowski, W. Cioch, E. Jamro, Diagnostyka 48, 129 (2008)
  • [9] T. Zieliński, Digital signal processing - from theory to practice, Wydawnictwo Komunikacji i Łączności, Warszawa 2005, (in Polish)
  • [10] X. Hu, L.S. DeBrunner, V. DeBrunner, Proc. IEEE Int. Symp. on Circuits and Systems ISCAS2002 4, 365 (2002)
  • [11] S. Shanthala, S.Y. Kulkarni, Europ. J. Sci. Res. 31, 19 (2009)
Document Type
Publication order reference
Identifiers
YADDA identifier
bwmeta1.element.bwnjournal-article-appv123n612kz
JavaScript is turned off in your web browser. Turn it on to take full advantage of this site, then refresh the page.